NetSlices: Scalable Multi-Core Packet Processing in User-Space

Tudor Marian*  
Google

Ki Suh Lee  
Cornell University

Hakim Weatherspoon  
Cornell University

ABSTRACT

Modern commodity operating systems do not provide developers with user-space abstractions for building high-speed packet processing applications. The conventional raw socket is inefficient and unable to take advantage of the emerging hardware, like multicore processors and multi-queue network adapters. In this paper we present the NetSlice operating system abstraction. Unlike the conventional raw socket, NetSlice tightly couples the hardware and software packet processing resources, and provides the application with control over these resources. To reduce shared resource contention, NetSlice performs domain specific, coarse-grained, spatial partitioning of CPU cores, memory, and NICs. Moreover, it provides a streamlined communication channel between NICs and user-space. Although backward compatible with the conventional socket API, the NetSlice API also provides batched (multi-) send / receive operations to amortize the cost of protection domain crossings. We show that complex user-space packet processors—like a protocol accelerator and an IPSec gateway—built from commodity components can scale linearly with the number of cores and operate at 10Gbps network line speeds.

Categories and Subject Descriptors

C.2.6 [Computer-Communication Networks]: Internetworking; D.4.4 [Operating Systems]: Communications Management; D.4.7 [Operating Systems]: Organization and Design; D.4.8 [Operating Systems]: Performance

Keywords

Software routers, software packet processors, software router performance, operating systems support

1. INTRODUCTION

Extensible and programmable router support is becoming more important within today’s experimental networks [1,2,6,40,51]. Indeed, general purpose packet processors enable the rapid prototyping, testing, and validation of novel protocols. For example, OpenFlow [47] evolved quickly into a mature specification, and was able to do so by leveraging highly extensible NetFPGA [44] forwarding elements. Moreover, the OpenFlow specification is currently being incorporated into silicon fabric by enterprise grade router manufacturers. Such extensible router support seamlessly enables the deployment of functionality that is currently implemented by network providers through special purpose network middleboxes, like protocol accelerators and performance enhancement proxies [4,7,8].

Traditionally, the tradeoff between specialized hardware packet processors and software packet processors running on general purpose commodity hardware has been, and remains still, one of high performance versus ease of programmability. The currency for packet processors is performance. More recently, several significant efforts strove to render networking hardware more extensible [3,10,44]. Conversely, software routers have successfully harnessed the raw horsepower of modern hardware to achieve considerably high data rates [27,40,45]. However, for the sake of performance, such software routers were devised to run within the kernel, at a low level immediately on top of the hardware.

Writing a packet processor on domain specific, albeit extensible, hardware is hard since the developer needs to be aware of low level issues, intricacies, and limitations. We argue that building packet processors in the kernel, even when taking advantage of elegant frameworks such as Click [41], is equally difficult. In particular, the developer does not simply learn a new “programming paradigm.” She needs to be aware of the idiosyncrasies of the memory allocator (e.g. small virtual address spaces, the limit on physically contiguous memory chunks, the inability to swap out pages), understand various execution contexts and their preemptive precedence (e.g. interrupt context, bottom half, task / user context), understand synchronization primitives and how they are intimately intertwined with the execution contexts (e.g. when an execution context is not allowed to block), deal with the lack of standard development tools like debuggers, and handle the lack of fault isolation. A bug in a conventional monolithic kernel brings the system into an inconsistent state and is typically lethal—leading at best to a crash, or worse, may corrupt data on persistent storage or cause permanent hardware component failure.

Although user-space packet processing applications could ease the development burden and provide fault isolation, the premium on performance has rendered such an option largely invalid for all but modest data rates. Packet processors running in user-space on modern operating systems (OSes) are rarely able to saturate modern networks [24,27,48], given that 10 Gigabit Ethernet (GbE) Network Interface Controllers (NICs) are currently a commodity. Yet the opportunity to achieve both performance, fault isolation, and programmability rests in taking advantage of multi-core processors
and multi-queue NICs. However, to scale linearly with the number of cores, contention must be kept to a minimum. Conventional wisdom, and Amdahl’s law [13,39], states that when adding processors to a system the benefit grows at most linearly while the costs (cache coherency, memory / bus contention, serialization) grow quadratically. Unfortunately, operating systems fail to provide general-purpose abstractions for packet processing in user-space that take advantage of modern hardware transparently. For example, packet processors built with the raw socket—the de-facto packet processing mechanism—are unable to sustain high rates.

In this paper we report on the design and implementation of NetSlice—a new operating system abstraction that enables linear performance scaling with the number of cores while processing packets in user-space. We achieve this through an efficient raw communication channel akin to the raw socket, that leverages modern hardware. NetSlice performs spatial partitioning (i.e. exclusive assignment instead of time sharing) of the CPU cores, memory, and multi-queue NIC resources at coarse granularity, to aggressively reduce overall memory and interconnect contention.

NetSlice provides high performance and multi-core scalability. It tightly couples the hardware and software resources involved in packet processing. The spatial partitioning effectively offers the illusion of a battery of independent, isolated SMP machines working in parallel with little contention. At the same time, each individual NetSlice partition is designed to provide a fast, lightweight, streamlined path for packets between the NICs and the user-space raw endpoint. Moreover, the NetSlice application programming interface (API) exposes fine-grained control over the hardware resources, and provides efficient batched send / receive operations. NetSlice is practical; it works out-of-the-box with vanilla Linux kernels running stock NIC device drivers (simply build and load NetSlice at runtime), achieving high-performance without requiring any invasive patches (e.g. it requires no new system-calls or modified zero-copy drivers). Unlike NetTap [17] and the more recent netmap [55], NetSlice does not rely on zero-copy techniques, though it could benefit from them; consequently, NetSlice is able to trivially enforce strict address space isolation, as well as provide seamless portability and usability. NetSlice is self-contained, as portable as any device driver, and easy to deploy, requiring only a simple kernel extension that can be loaded at runtime.

We show that complex user-space packet processors built with NetSlice—a protocol accelerator and an IPsec gateway—closely match the performance of state-of-the-art in-kernel RouteBricks [27] variants. Moreover, NetSlice packet processors scale linearly with the number of cores and operate at nominal 10Gbps network line speeds, vastly exceeding alternative user-space implementations that rely on the conventional raw socket. NetSlice is fundamentally different than high-speed in-kernel variants like RouteBricks since the latter does not provide fault isolation. Further, RouteBricks does not enable high-speed packet processing in user-space any more than the conventional raw socket does.

The contributions of this paper are as follows:

- We argue that the conventional abstractions (e.g. the raw socket) are ill-suited for packet processing applications.
- We propose NetSlice—a new operating system abstraction for developing packet processors in user-space that can leverage modern hardware.
- We show that the throughput of NetSlice applications scales linearly with the number of cores, closely following the performance of state-of-the-art, in-kernel variants. NetSlice also provides fault isolation.
- NetSlice requires only a simple kernel extension which can be loaded at runtime, providing hardware independent drop-in replacement for conventional raw sockets.

The rest of the paper is structured as follows. Section 2 expands on the motivation behind user-mode packet processors. Section 3 details the NetSlice design and implementation while Section 4 presents our evaluation. Section 5 contains the related work and Section 6 concludes.

2. RAW SOCKETS AND MANY CORES: WHERE HAVE ALL MY CYCLES GONE?

The new reality is that software packet processors must scale with the number of cores (e.g. routing throughput should increase as the number of cores increase). This is true even for user-space packet processors. Currently, packet processors and packet capture libraries rely on the raw socket (PF_PACKET and SOCK_RAW) and BSD Packet Filter [46] (BPF/LSF). Unfortunately, these abstractions were designed when the ratio between single CPU performance (expressed in cycles/MIPS/MFLOPS) and network speed remained the same over time. By shifting the focus from single CPU scaling to placing many cores on the same silicon chip, the semiconductor industry has ushered in a new world in which fast networks are driven in unison by many slow cores. For example, modern 10 Gbps commodity network adaptors are commonplace, and while the number of cores per chip has been steadily increasing, single core performance has been stagnant for years.

The raw socket and other sister operating systems abstractions for packet processing in user-space are overly general, and in need of an overhaul. The issues stem from the fact that the entire network stack handles the raw socket in the same fashion it handles a regular endpoint (e.g. TCP or UDP) socket—essentially taking the least common denominator between the two. However, unlike TCP or UDP sockets, a raw socket is different in that it manipulates the entire traffic seen by the host. Given today’s network capabilities and the relatively slow cores, such traffic is sufficient to overwhelm a host that uses raw sockets. We argue that applications are unable to take advantage of modern hardware since:

1. The raw socket abstraction is too general and provides the user-mode application with no control over the physical resources involved in packet reception and transmission.
2. Although simple and common to all types of sockets, the socket API is largely inefficient.
3. The conventional network stack is loosely coupled. In particular, the hardware and software resources that are involved in packet processing are loosely coupled, which results in increased contention.
4. Likewise, the conventional network stack was built for the general, most common case. As a result, the path taken by a packet between the NIC and the user-space raw endpoint is unnecessarily expensive.

Engler et al. [30] have similarly argued for an “end-to-end” approach against the high cost introduced by high-level abstractions. A fixed set of high level abstractions has been known to i) hurt application performance, ii) hide information from applications, and iii) limit the functionality of applications. The conventional (raw) socket is such an example: it offers a single, arguably ossified, API which abstracts away the path taken by a packet between the NIC.
and the application, thus providing no control over the hardware resources utilized, which is why applications fail to perform.

In what follows, we will expand on the four above claims. First, the socket API does not provide tight control over the physical resources involved in packet processing. For example, the user-mode application has no control over the path taken by a packet between some NICs queue and the raw endpoint. Second, although providing a simplified interface, the socket API is largely inefficient. For example, it requires a system call for every packet send/receive operation (the asynchronous I/O interface is currently only used for file operations, since it does not support ordering—equally important for both TCP send/receive and UDP send operations).

Third, the network stack is loosely coupled. For example, the raw socket endpoint is loosely coupled with the network stack by virtue of the user-mode task it belongs to. Since processing is performed in a separate protection domain, an additional cost is incurred due to packet copies between address spaces, cache pollution, context switches, and scheduling overheads. The cost depends on the CPU affinity of the user-mode task relative to the corresponding in-kernel network stack that processed the packets in the first place. In general, there are several choices where the user-mode task may run with respect to the in-kernel network stack:

- **Same-core**: in lockstep on the same CPU with the in-kernel network stack;
- **Hyperthread**: concurrently on a peer hyperthread of the CPU that runs the in-kernel network stack;
- **Same-chip**: concurrently on a CPU that shares the Last Level Cache (LLC), e.g. L3 for Nehalem;
- **Different-chip**: concurrently on a CPU that belongs to a different packaging socket / silicon die.

The first option, i.e. same-core, is ideal in terms of cache performance, however one has to consider the cost of frequent context switches and the impedance mismatch between the in-kernel network stack running in softirq context (a type of bottom half), at a strictly higher priority than user-mode tasks, and the user-mode task. If the user-mode task is not allocated sufficient CPU cycles to clear the socket buffers in a timely fashion, packets will be dropped.

If hyperthreads are available, the second option may be ideal. However, hyperthreads need to be simultaneous—the CPU can fetch instructions from multiple threads in a single cycle. Hyperthreads are not ideal if they work on separate data (i.e. at different physical locations in memory), since they would split all shared cache levels into half. However, if hyperthreads work on shared data, like the packets passed between a user-mode task and the in-kernel network stack, then this scenario has the potential of also reducing cache misses beyond the LLC. Alternatively, two CPUs may only share the LLC—the third option—and still reduce the number of cache misses. The final option is sub-optimal, since every packet would induce an additional LLC cache miss.

However, the kernel scheduler defaults to dynamically selecting on which CPU to run the user-mode task, constantly re-evaluating its past decision, and potentially migrating the task onto a different CPU. Although the user-space application is able to choose a CPU affinity to request on which CPUs to run, the socket interface provides no insight into what the placement should be. The traffic may have been handled by the in-kernel network stack on any of the available CPUs. Worse, the raw socket was designed to receive traffic from all queues of every NIC, traffic that is handled by all (interrupt receiving) CPUs, thus increasing the cross-core contention overhead (e.g. cache coherency, cache pollution).

Fourth, and final, the in-kernel network stack is overly general, bulky, and unnecessarily expensive. To illustrate this, consider a user-space application processing the entire traffic by means of raw sockets. For the system depicted in Figure 1(a), in order to utilize the available CPU cores, boilerplate solutions either use several raw sockets in parallel, one per process/thread, or a single raw socket and load balance traffic to several worker threads.

If several raw sockets are used in parallel, each received packet is processed by protocol handlers as many times as there are raw sockets, and a copy of the packet is delivered to each of the raw sockets. Moreover, the original packet is also passed to the default in-kernel layer. To implement a packet processor in user-space, an additional firewall rule is needed that instructs the kernel to needlessly drop the packet. Berkeley Packet Filters (BPF) can be installed on each raw socket in an attempt to disjointly split the traffic, however:

- BPF filters are expensive, and they scale poorly with an increase in the number of sockets [62].
- Writing non-overlapping filters for all possible traffic patterns is hard at best, and requires a priori knowledge of traffic characteristics, not to mention the complexity of handling traffic imbalances. Filters may be installed at runtime, by reacting to the traffic patterns, however, installing filters on the fly at rates around 10Gbps is not feasible [61].
- Without understanding the NICs opaque hash function that classifies flows to queues we are unable to predict the CPU that will be executing the kernel network stack, hence filters may exacerbate interference (e.g. cache misses). Such predictions are only possible if the interrupts from queues are issued in a deterministic fashion, and if the classification function is itself deterministic. The issue is further aggravated by using NICs from different vendors, which implement different classification functions. For example, the Intel 82598/82599 NICs do not map flows to queues deterministically unless Flow Director is enabled, yet Flow Director is not supported by the 82598 NIC; Myricom 10GbE NICs use a different, albeit deterministic, hash function that is configurable to some degree.

Alternatively, a single raw socket may be used to load balance and quickly dispatch traffic to several worker threads. In this scenario, there are two potential contention spots. First, between the in-kernel network stacks running on all (interrupt receiving) CPUs and the dispatch task, and second, between the dispatch task and the worker threads (we evaluate this scenario in Section 4).

### 3. NetSlice

We argue that user-mode processes need complete control over the entire path taken by packets, all the way from the NICs to the applications and back. NetSlice relies on a four pronged approach to provide an efficient OS abstraction for packet processing in user-space. First, NetSlice spatially partitions the hardware resources at coarse granularity to reduce interference / contention. Second, the NetSlice API provides the application with fine-grained control over the hardware resources. Third, NetSlice provides a streamlined path for packets between the NICs and user-space. Fourth, NetSlice exports an efficient API.

The core of the NetSlice design consists of spatial partitioning of the hardware resources involved in packet processing. In particular, we provide an array of independent packet processing execution contexts that “slice” the network traffic to exploit parallelism and minimize contention. We call such an execution context a NetSlice.
Each NetSlice tightly couples all software and hardware components like NICs and CPUs—executing the in-kernel network stack and the user-mode task tightly coupled with each other.

As network speeds have continued to increase and vendors have switched focus from individual CPU performance scaling to increasing the number of cores per chip, a single core handling traffic at line rate from a single network interface has few, if any, cycles to spare. Modern NICs attempt to address the issue by supporting in hardware multiple transmit (tx)/receive (rx) queues that can be handled in parallel by different cores. A NetSlice packet processing execution context consists of one such tx and one rx queue per attached NIC, and two (or more) tandem CPUs. Importantly, a tx/rx NIC queue belongs to a single context, hence each NetSlice context can perform any interface-to-interface forwarding independently. While the NIC queues and CPU cores are resources explicitly partitioned by NetSlice, each execution context also consists of implicit resources, like a share of the physical memory, PCIe bus bandwidth, etc. The tandem CPUs share at the very least the LLC: NetSlice defaults to using hyperthreads if available. NetSlice automatically binds the tx/rx queues of each context to issue interrupts exclusively to one of the peer CPUs in the context—we call this the k-peer CPU; we call the other CPU(s) the u-peer CPU(s). The in-kernel (NetSlice) network stack executes on the k-peer CPU, while the user-mode (NetSlice) task runs simultaneously on the u-peer CPU. A NetSlice may have more than two CPUs: several threads execute in user-mode to balance the processing load between user- and kernel-space.

There are as many NetSlices as there are CPU tandems. For our experimental setup depicted in Figure 1(a), NetSlice partitions resources as depicted in Figure 1(b). Every NIC is configured with eight tx/rx queues, associating the \(i^{th}\) tx/rx queue of every NIC (e.g. NICs 0 and 1 in Figure 1(a)) with tandem pairs consisting of CPUs \(i\) (k-peer) and \(i + 8\) (u-peer). Each NIC issues interrupts signaling events pertaining to the \(i^{th}\) queue to the \(i^{th}\) CPU exclusively. Through this technique, no two k-peer CPUs will handle packets on the same NIC queue, thus eliminating the costs of contention like locking, cache coherency, and cache misses. This scheme that binds NIC queues to CPUs was previously evaluated for 1Gbps NICs [18] and is the keystone to RouteBricks’ individual forwarding element scaling. (RouteBricks relies on Click [41] which uses a polling driver—the same functionality provided by the “New API” (NAPI) [56] hybrid polling in conjunction with NIC device interrupt coalescence.)

NetSlice exposes fine-grained control over the hardware resources of the entire packet processing execution context to the user-mode application. For example, it provides control over which CPU the in-kernel (NetSlice) network stack is executing with respect to the user-mode application to take advantage of the physical cache layout. The added control is key to minimizing inter-CPU contention in general, and cache misses and cache coherency penalties in particular.

Importantly, the path a packet takes through each NetSlice execution context is streamlined, bypassing the default, bulky, in-kernel general purpose network stack. NetSlice hijacks the packets at an early stage subsequent to DMA reception and before it would have been handed off to the network stack. Next it performs minimal processing while in kernel context executing on the k-peer CPU, and then passes the packets to the user-space application to be processed in overlapped (pipelined) fashion, on the u-peer CPU. Notably, on an entire NetSlice path there is a single spinlock being used per send / receive direction. The spinlock is specialized for synchronization between the communicating execution contexts, namely between a bottom half and a task context.

While the NetSlice API provides tight control over physical resources, it also supersedes and extends the socket API while maintaining a level of backwards compatibility. In addition to single-packet send and receive system calls, the NetSlice API also supports batched operations to amortize the cost associated with protection domain crossings. Similarly, the Linux kernel has recently begun to provide support for receiving and sending multiple messages on a socket through two new system calls (recvmsg and sendmsg).

### 3.1 NetSlice Implementation and API

The raw NetSlice API extends the device-file interface and leverages the flexibility of the ioctl mechanism. User-mode libraries may use it to create a more elegant API, in the same fashion the Packet CAPturer (pcap) library [9] is layered on top of the raw socket. These user-mode applications perform conventional file operations using the familiar API (read/write/poll) over each slice, which map to corresponding operations over the per-NetSlice data flows. For example, a conventional read operation will return the next available packet, block if no packet is available, or return -EAGAIN if there are no packets available and the device was opened with the O_NONBLOCK flag set. We implemented the NetSlice abstraction as a set of character devices with the same major number and N minor numbers—one minor number for each of the N slices. By overloading the device-file interface we gained portability since NetSlice could reside in a kernel runtime loadable module, whereas new system calls cannot.

The ioctl mechanism was sufficient to provide the NetSlice additional control and API extensions. Consider, for example, the NETSLICE_CPUMASK_GET ioctl request—it returns the affin-
Figure 2: One NetSlice batched read/write example.
currently results in an increase in cores, and the goal is to fully utilize each core. Further, commodity NICs are expected to support an increasing number of queues, since they are also used to support virtualization.

NetSlice leverages modern hardware to render zero-copy an orthogonal issue, less pivotal for performance, which can be supported in the future if so desired. By avoiding zero-copy, NetSlice gains added portability and usability. Currently, NetSlice comprises of a single runtime loadable module that works out-of-the-box with vanilla Linux kernels running stock NIC device drivers.

By contrast, zero-copy techniques, like memory mapping NIC DMA rings or the NIC’s entire address space into user-space [17, 55] are not only invasive, they also break isolation. New device drivers may have to be written and supported, and kernels may have to be extended or modified accordingly. For example, the kernel scheduler will have to ensure that the user-mode task controlling a NIC is scheduled sufficient CPU time and is not preempted for long continuous periods [19, 25] of time, or packets may be dropped (when the DMA rings fill up). Moreover, current OSes lack support for delivering events to user-space in a timely fashion—mechanisms like epoll or kqueue / kevent do not currently feature interrupt delivery. Myricom’s MX-10G is one such technology that provides zero-copy drivers. However, the MX-10G drivers are intended for TCP/IP and UDP/IP communication endpoints, and do not support interface-to-interface forwarding, the most basic functionality of a router or general purpose packet processor. In fact, the MX-10G drivers do not provide support out-of-the-box for two different NICs at the same time on the same machine.

Likewise, NetSlice is also orthogonal to the large body of past work that relocated the networking stack into user-space [17,33,35, 53,59]. For example, user-space networking may very well be built on top of NetSlice, although we did not yet implement the network stack encapsulation for replacing endpoint sockets. In our experience, conventional TCP and UDP sockets still perform sufficiently well, to date. Moreover, given that a typical host may have an arbitrarily large number of concurrent TCP and UDP connections, it is not clear that user-space networking, even built over NetSlice, would perform better than the current network stack since it would require efficient inter-process-communication for de-multiplexing and multiplexing traffic between user-mode applications. Nevertheless, we plan to investigate NetSlice support for endpoint sockets in the future.

4. EVALUATION

We evaluated software packet processors running NetSlice and compared them against the state-of-the-art user-space and in-kernel equivalent implementations. We have ported packet processors to run over RouteBricks [27] forwarding elements, as well as to run in user-space using the pcap library [9]. Pcap is implemented on top of the conventional raw (PF_PACKET) sockets. We also linked the pcap applications with Phil Wood’s libpcap-mmap library [60], which uses the memory mapping functionality of PF_PACKET sockets, known as PACKET_MMAP. (PF_RING [26] sockets are roughly an alternative implementation of the PACKET_MMAP approach. Further, PF_RING sockets require an invasive patch that alters the core-kernel codebase, unlike the readily available PACKET_MMAP sockets or NetSlice.) A kernel that is built with the PACKET_MMAP support copies each packet onto a circular buffer mapped into user-space before optionally adding it to the socket’s queue. The user-space application can poll the arrival of new packets and receive them without the cost of issuing additional system calls. (The PACKET_MMAP support does not implement a zero-copy receive technique, a packet is copied the same number of times as with a traditional socket.) The NetSlice batched receive operation achieves the same net effect, however, unlike the NetSlice batched transmit, PACKET_MMAP sockets do not offer equivalent support for outbound packets. During our experiments, we set the circular buffer size to the value that yielded the best performance, incidentally it was the maximum value. (For our experimental machines, the PCAP_MEMORY=max request yielded a 1.93GB circular buffer.) We did not compare with the libnetfilter_queue libipq packet redirection mechanism since it consistently crashed at high data rates (the netlink sockets it relies on proved to be inadequate for high data rates). Further, we did not use the TPACKET_V3 pcap support since it was only recently introduced with Linux kernel versions 3.2, whereas NetSlice currently only supports Linux kernel versions between 2.6.20 and 2.6.36.

NetSlice consists of 1814 lines of kernel module code and 2981 lines of user-space applications—a router, an IPsec gateway (839 lines of AES ports), and an implementation of the Maelstrom [15] protocol accelerator.

Our evaluation answers the following questions:

- What is the performance of NetSlice with respect to the state-of-the-art, for both routing and IPsec?
- What is the performance breakdown of the NetSlice techniques? To quantify this scenario, we funnel all traffic to be handled by a single NIC queue: there is no interference from extraneous CPUs and NIC resources, and we are able to quantify, in isolation:
  - The benefit of streamlining packet paths;
  - The NetSlice performance with respect to possible peer CPUs placement;
  - The benefit of NetSlice batched operations;
  - NetSlice added latency and CPU usage.

- How does NetSlice scale with the number of cores?
- Can complex packet processors built with NetSlice deliver the advertised performance increase?

4.1 Experimental Setup

We deployed a testbed topology as depicted in Figure 3, with four Dell PowerEdge R900 machines serving as end-hosts that generate and receive traffic. The traffic is aggregated by two Cisco Catalyst 4948 series switches before being routed through a pair of identical Dell PowerEdge R710 machines, which we refer to as the egress and ingress routers. The egress and ingress routers run various packet processor variants, like NetSlice, RouteBricks, or pcap.

Each R900 machine is a four socket 2.40GHz quad core Xeon E7330 (Pentron) with 6MB of L2 cache and 32GB of RAM—the
E7330 is effectively a pair of two dual core CPUs packaged on the same chip, each with 3MB of L2 cache. By contrast, the R710 machines are dual socket 2.93GHz Xeon X5570 (Nehalem) with 8MB of shared L3 cache and 12GB of RAM, 6GB connected to each of the two CPU sockets. The Nehalem CPUs support hardware threads, or hyperthreads, hence the operating system manages a total of 16 processors. Each R710 machine is equipped with two Myri-10G NICs, one CX4 10G-PCIe-8B-C+E NIC and one 10G-PCIe-8B-S+E NIC with a 10G-SFP-LR transceiver. Figure 1(a) depicts the R710 internal structure with two NICs.

The egress router is connected to the ingress router via a 10 meter single-mode fiber optic patch cable, and each router is connected to the corresponding switch through a 6 meter fiber cable. Two of the R900 machines are each equipped with an Intel 82598EB 10-Gigabit CX4 NIC, while the other two R900 machines are connected to the switches through all of their four Broadcom NetXtreme II BCM5708 Gigabit Ethernet NICs. We use the additional R900 machines, although the egress and ingress routers only have one 10GbE connection on each side, since a single R900 machine with a 10GbE interface is unable to receive (in the best configuration) more than roughly 5Gbps worth of MTU size (1500 byte packets) traffic. The packet rate (pps) for the R710 router with the Myricom 10GbE NIC was the same for both a kernel-level router and NetSlice: 1215k pps using minimum size packets (64 bytes; or 174 Mbps) and 822k pps with MTU size packets (1500 bytes; or 9.68 Gbps). The same observation applies for the R900 client with the Intel 10GbE NIC. RouteBricks altered the NIC driver to increase the packet rate by performing DMA transfers of small packets in a single transaction on the PCIe bus. Our evaluation does not include such batching since it is not clear it is possible on our Myricom NICs. Further, we did not use the Intel 82598 NIC for the evaluation comparisons since it does not support the Intel Flow Director and does not provide a deterministic mapping from a flow to a queue. We used the Myricom 10GbE NIC for all evaluation comparisons.

Unless specified otherwise, we generate traffic between the R900 machines with Netperf [5] that consists of MTU size UDP packets at line rate (10Gbps). The machines run the Linux kernel version 2.6.28-17; we use the myri10ge version 1.5.1 driver for the Myri-10G NICs and the ixgbe version 2.0.44.13 driver for the Intel NICs. Both drivers support NAPI and are configured with factory default interrupt coalescence parameters. To enable RouteBricks, we modified the myri10ge driver to work in polling mode with Click (we used Linux kernel version 2.6.24.7 with Click, the most recent version supported).

All values presented are averaged over multiple independent runs, between as low as eight and as high as 32 runs; the error bars denote standard error of the mean and are always present, although most of the time they are sufficiently small to be virtually invisible.

### 4.2 Forwarding / Routing

Figure 4 shows the UDP payload throughput for the most basic functionality—packet routing with MTU size packets. We compare the NetSlice implementation with the default in-kernel routing, a RouteBricks implementation, and with the best configurations of pcap user-space solutions. Utilizing all NIC queues and all CPUs, NetSlice forwards packets at nominal line rate (roughly 9.7Gbps for MTU packet size and MAC layer overhead, as do the kernel and RouteBricks routing. However, the best pcap variants top off at about 2.25Gbps. There is no difference between pcap and pcap-mmap, while Click user-space does in fact perform worse.

For each case, the Figure shows the additional scenario in which all traffic is handled by a single NIC queue (per available NIC). In this case, the kernel achieves 7.59Gbps, while NetSlice achieves 74% of the kernel throughput, while pcap-mmap achieves 1/4 of the throughput achieved by NetSlice, and about 7.6 times better than regular pcap. As expected, in-kernel variants perform better since routing is performed at an early stage, and less CPU work (zero-copy forwarding) is expended per dropped packet[49].

The take-away is that the NetSlice kernel to user-space communication channel is highly efficient, even when a single channel is used (a single NetSlice is two CPUs and one NIC queue per NIC). Moreover, using more than a single NetSlice easily sustains line rate—currently, our clients are not able to generate more than 10Gbps worth of MTU-size packet traffic.

Next, we evaluate the importance of the u-peer CPU placement. User-space processing takes place on the u-peer CPU as part of the spatial partitioning that isolates individual NetSlices. Here we used a single NetSlice to stress one communication channel that handles all traffic in isolation. Since only two tandem CPU cores and one NIC queue per NIC are utilized, the experiment only accounts for direct interference (like cache coherency, cache misses due to pollution) within a single NetSlice. Additional indirect interference is expected in the general case, however, the NetSlice spatial partitioning was designed precisely to keep such interference to a minimum. Figure 5 shows the throughput given various core placement
choices and the number of I/O vectors used for batched operations. There are several key observations. First, if the user-mode task does not use the CPU affinity as instructed by NetSlice, the default choice made by the OS scheduler is suboptimal. Moreover, the high error bars imply that the kernel does not attempt to perform smart task placement. The Linux scheduler is primitive in that it typically moves a task on the runqueue of a different CPU only if the current CPU is deemed congested.

The second observation is that using the same CPU for both in-kernel and user-space processing performs the worst—there are simply not enough cycles to counter the excessive overheads introduced by the context switches. Additionally, there is an impedance mismatch between the task context and the in-kernel processing that is performed in a softirq context and is of strictly higher priority than the task, i.e. the task is not scheduled enough cycles. This setting is compounded further by the kernel’s per-CPU ksoftirqd threads that are spawned to act as rate-limiters during receive-live-lock scenarios [49].

The third observation is that same-chip and hyperthread placement outperform the scenario in which the user-space processing happens on a different chip. This is consistent with the memory hierarchy—i.e. accessing the shared L3 cache is faster than accessing data over the QuickPath inter-socket link. However, note that the gap between same-chip and different-chip data access decreases considerably with the increase in the number of I/O vectors. This is likely because batching increases code and data locality, and hardware optimizations like pre-fetching and pipelined processing are in effect. Batched processing also improves the performance of user-space processing on the hyperthread, however to a lesser extent than same-chip placement, presumably because the hardware threads still contend for functional units (e.g. ALUs) within the (shared) physical core.

The best case is when the peer CPUs are on the same chip yet are not hyperthreads. However, the Figure shows the scenario in which a single NetSlice is used, hence only the peer CPUs are utilized, all the remaining cores are idle. In the general case, such a placement choice is only viable when there is a lower number of NetSlices than there are available CPUs. By default, NetSlice performs user-space processing on the sibling hyperthread, if one is available—having two sibling hyperthreads work on different NetSlices would split the cache levels (higher than the LLC) into half.

Figure 5 also shows the performance increase due to NetSlice batching. For the default peer CPU placement (i.e. sibling hyperthreads) we observe a 46.2% increase in aggregate throughput from singleton send / receive to 256 batched I/O vectors shuttled between user-space and the kernel in a single operation, even though the kernel uses the fast system call processor instructions (e.g. SYSENTER).

In summary, the forwarding throughput of a single NetSlice is eleven times larger than the best pcap. Of that, batching provides a 46.2% throughput increase, peer CPU placement provides a 78.3% throughput increase when batching is used and 66.6% increase with no batching, while the streamlined path of packets (with no batching or peer CPU placement) provides a 4.5 times throughput increase over pcap-nmap. This coarse break-down does not reveal the subtle interaction between NIC queues nor the cross core, cross PCIe bus, and cross QuickPath interconnect interference.

Table 1: Round-trip-time (RTT) between the end-hosts.

<table>
<thead>
<tr>
<th>Configuration</th>
<th>Packets / µs</th>
<th>RTT (µs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Linux kernel</td>
<td>1 / 100</td>
<td>242.24 ± 42.14</td>
</tr>
<tr>
<td>Linux kernel</td>
<td>10 / 100</td>
<td>279.48 ± 42.74</td>
</tr>
<tr>
<td>NetSlice (no batching)</td>
<td>1 / 100</td>
<td>255.38 ± 39.98</td>
</tr>
<tr>
<td>NetSlice (no batching)</td>
<td>10 / 100</td>
<td>308.10 ± 44.57</td>
</tr>
<tr>
<td>NetSlice (128-batch)</td>
<td>1 / 100</td>
<td>255.67 ± 40.18</td>
</tr>
<tr>
<td>NetSlice (128-batch)</td>
<td>10 / 100</td>
<td>301.33 ± 42.16</td>
</tr>
</tbody>
</table>

Table 2: CPU usage: One NetSlice (2 CPUs) forwarding.

<table>
<thead>
<tr>
<th>Datarate (Mbps)</th>
<th>CPU usage (% of single CPU)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Total</td>
</tr>
<tr>
<td>1000.9</td>
<td>31.34 ± 1.00</td>
</tr>
<tr>
<td>2001.8</td>
<td>64.94 ± 1.39</td>
</tr>
<tr>
<td>3002.7</td>
<td>100.35 ± 0.88</td>
</tr>
<tr>
<td>4003.2</td>
<td>102.28 ± 2.69</td>
</tr>
<tr>
<td>5003.1</td>
<td>104.40 ± 0.28</td>
</tr>
</tbody>
</table>

4.3 IPsec

Next we evaluate a CPU intensive packet processing task, namely IPsec encryption with 128 bit key (typically used by VPNs). We implemented AES encryption in Cipher-block Chaing (CBC) [31] mode of operation. Our experiments focused on steady-state performance, hence the key establishment protocol is not evaluated. We use IPsec to evaluate how NetSlice scales with the number of cores. IPsec accelerators typically need all the CPU cycles they can spare and two NetSlices proved sufficient to forward all the 10Gbps MTU-size traffic that our testbed was able to generate.

Ideally, NetSlice should only trail RouteBricks by a constant factor (per CPU) due to the cycles spent performing an additional copy per packet and the overhead of protection domain crossings (system calls). Figure 6 shows that NetSlice does scale linearly with the number of CPUs, closely following RouteBricks. The NetSlice throughput is roughly 8% less than that of RouteBricks. RouteBricks tops off at 9157Mbps, about 600Mbps shy of nominal line rate. NetSlice tops off at about 8513Mbps. We expect both NetSlice and RouteBricks to continue to scale linearly given more cores. By contrast, the user-space variants using pcap scale poorly and are unable to take advantage of the current technology trend towards placing many independent cores on the same silicon die. (The Figure reports on the best user-space pcap variants with
plex protocol accelerators atop NetSlice, we ported and evaluated
NetSlice and RouteBricks during a CPU intensive task like IPsec. By contrast, user-space variants that use conventional raw
sockets scale poorly and are comprehensively outperformed by
NetSlice when all traffic is handled by a single NIC queue. As with routing, the pcap-mmap
implementation required 934 lines of user-space C code, not counting the NetSlice kernel module or the 263 lines of hash-
table implementation. For MTU size packets, NetSlice achieves
a goodput of 6993 Mbps for a throughput of 8952.04 ±
37.25 Mbps. For the nominal FEC parameters we used (namely, for
every r=8 packets, an additional c=3 FEC packets are sent), there is
a 27.2% overhead. NetSlice achieves close to maximum goodput:
6993 Mbps × (1 + \frac{3}{8}) = 8901 Mbps.

5. RELATED WORK

It has been well known that large scale cache coherent, possibly
NUMA, multiprocessors require careful operating system design,
or else various bottlenecks prevent the systems from realizing
their performance potential. Indeed, operating systems like Tor-
nado/K42 [32, 42, 58] have been carefully designed to minimize
contention by clustering and replicating key kernel data structures,
and by employing intricate scheduling algorithms that, for example,
take NUMA locality into account.

More recently, there have been several research efforts that
aimed at redesigning the OS from the ground up in order to effect-
ively exploit the emerging and now ubiquitous multi-core archi-
tectures. Corey [20] is an ExoKernel-like OS within which shared
kernel data structures and kernel intervention are kept to a mini-
mum, while applications are given explicit control over the sharing
of resources. This allows the Corey kernel to perform finer grained
locking of highly accessed data structures, like process memory
regions. The Barrelfish research operating system [16] explores
how to structure the OS as a distributed system in order to best
utilize future multi- and many-core, potentially heterogeneous sys-
tems. Similarly, the Helios [50] operating system tackles building
and tuning applications for heterogeneous systems through satel-
lite kernels. Satellite kernels export a uniform set of OS abstrac-
tions across all CPUs and communicate one with another by means
of explicit message passing instead of relying on a cache coher-
ent memory system. The Tessellation OS [43] introduces a “nano-
visor” to enforce strict spatial and temporal resource multiplexing
between library OSes. To ensure resource isolation, the Tessella-
tion OS envisions hardware support for resources that have been
traditionally hard to share, like caches and memory bandwidth.

Like the Tessellation OS, NetSlice performs spatial partitioning
of the CPU, memory, and multi-queue NIC resources at coarse
granularity. However, the NetSlice partitioning is domain specific,
and the performance isolation need not be strongly enforced, instead it is implicit by the design of the NetSlice abstraction itself.

Historically, there have been a large number of zero-copy user-space network stacks proposed [17, 26, 28, 35, 52, 53, 55, 59]. Their general approach was to eliminate the OS involvement on the communication path, and virtualize the NIC while providing direct, low-level access to the network. Some of these approaches relied on hardware support, for example, U-Net [59] and its commercial successor VIA [14, 29] required a communications co-processor capable of demultiplexing packets into user-space buffers, and an on-board MMU (Memory Management Unit) to perform RDMA (Remote DMA) [12]. The former is not available on typical Ethernet NICs, moreover, IOMMU are currently unable to handle page faults [34]. Other systems [22, 23, 28] rely on virtual memory and page protection techniques, however, on demand memory mapping of shared buffers is tricky and can be unnecessarily expensive; such techniques are yet to be adopted by mainstream kernels.

NetSlice is orthogonal to prior work that placed the network stack in user-space. Further, it does not use zero-copy techniques since they were not necessary (see Section 3.2) and they would have prevented portability.

Software routers Achilles’ heel has been, and continues to be, the low performance with respect to their hardware counterparts. Nevertheless, recent efforts, like RouteBricks [27], have shown that modern multi-core architectures and multi-queue NICs are well suited for building low-range software routers, albeit in kernel-space. RouteBricks relies on a cluster of PCs fitted with Nehalem multi-core CPUs and multi-queue NICs, connected through a k-degree butterfly interconnect. Packets are forwarded / routed at aggregate rates of 24.6Gbps per PC, however, the interconnect routing algorithm introduces packet re-ordering. The PacketShader [37] software router takes RouteBricks further by providing an entire framework for general-purpose packet processing that utilizes the Graphics Processing Unit (GPU).

Internally, RouteBricks uses the Click [41] modular router, an elegant framework for building functionality from smaller building blocks that can be arranged in an acyclic control flow graph. However, Click is aimed at building routers and does not easily express general packet processing; e.g. it cannot support global state that extends across building blocks.

In general, software routers are implemented within the kernel [36, 57], early in the network stack and below the (raw) socket interface. Full blown software routers like RouteBricks [27] may require distributed coordination algorithms to decide interconnect forwarding paths [11]. By contrast, NetSlice provides support for user-space implementation of individual packet processing units, independent of interconnects. Complex packet processing logic, like rule-based forwarding [54], or the distributed coordination in RouteBricks may be seamlessly built using NetSlice (NetSlice does not re-order packets).

NetSlice can be used to implement the XORP [38] open source routing platform, or to provide rapid prototyping of OpenFlow [47] forwarding elements. For example, the current NetFPGA [44] reference implementation is limited to four 1Gbe interfaces (the recently launched NetFPGA-10G supports four 10Gbe interfaces), whereas NetSlice is only limited by the number of CPUs and PCIe connections a commodity server can support. Moreover, developers need not have intimate Verilog knowledge, or worry about details such as gateware real-estate.

The new Threaded NAPI (TNAPI) PF_RING [26] support improves on the raw socket by creating one virtual NIC per receive queue and capturing traffic from each virtual NIC with a different user-space thread (somewhat similar to NetSlice’s spatial partitioning). In general, such packet capture techniques are only optimized for the receive path, ignoring the transmission, which means that they provide no support for efficient interface-to-interface forwarding, which is the most basic software router / packet processor functionality.

6. CONCLUSION

The end of CPU frequency scaling is ushering in a world of slow cores and fast networks. This paper introduced the NetSlice operating system abstraction that enables building scalable packet processors in user-space. NetSlice tightly couples the hardware and software packet processing resources by performing domain specific, coarse-grained, spatial partitioning of CPU cores, memory, and NIC resources. NetSlice also provides the application with control over these resources. On top of each resource partition, NetSlice superimposes independent streamlined communication channels to shuttle packets between NICs and user-space and bypass the default network stack. While it is backward compatible with the conventional socket API, the NetSlice API also provides batched send / receive operations to amortize the cost of protection domain crossings. Further, NetSlice is portable, working with existing device drivers. We demonstrate NetSlice by showing that complex user-space packet processors can scale linearly with the number of cores and operate at nominal 10Gbps line speeds.

7. AVAILABILITY

The NetSlice source code is published under BSD license and is freely available for download at http://netslice.cs.cornell.edu.

8. ACKNOWLEDGEMENTS

We would like to thank our shepherd, Rupduman Sohan, and the anonymous reviewers for their comments. This work was partially funded and supported by an IBM Faculty Award, NetApp Faculty Fellowship, and Alfred P. Sloan award received by Hakim Weatherspoon. Further partial support includes NSF TRUST (No. 0424422), NSF Future Internet Architecture (No. 1040689), NSF CAREER (No. 1053757), and DARPA Computer Science Study Panel (No. D11AP00266).

9. REFERENCES


[41] E. Kohler, R. Morris, B. Chen, J. Jannotti, and M. F.


